Abstract Register-Transfer RT-level netlists are said to be isomorphic if they can be made identical by relabeling RT-components. RT-netlists can be generated by architectural synthesis. In order to consider just the essential design decisions, architectural synthesis should consider only a single representative of sets of isomorphic netlists. In this paper, we are using netlist isomorphism for the very rst time in architectural synthesis. Furthermore, we describe how a n integer-programming IP-based synthesis technique can be extended to take advantage of netlist isomorphism.
INTRODUCTION
Early approaches to architectural synthesis used simpli ed cost functions for guiding the search for e cient R T-architectures. In particular, the e ect of interconnections between RT-level components has frequently been neglected. The e ect of this can be quite dramatic McFarland 1987. If interconnections have t o b e t a k en into account, RT-components must
Figure 1 Isomorphic RT-Structures
Assuming that components with equal functionality are actually instances of the same component library element, these structure are obviously very similar". In fact, we m a y de ne a function on the left structure such that its application replaces component labels by the corresponding labels in the right structure. Structures di ering only by their labels are called isomorphic. Isomorphism has been used for graphs, nite state machines Kohavi 1987 etc. It allows us to de ne the following equivalence relation:
Def. : Let n 1 and n 2 be two netlists. n 1 and n 2 are said to be renamingequivalent denoted as n 1 n 2 if and only if there exists a bijection f on n 1 such that fn 1 = n 2 .
In this de nition, f is supposed to replace only the component labels in the netlist that is passed as an argument. Relation is an equivalence r elation and hence de nes equivalence classes. F or architectural synthesis, component labeling becomes important, if instance binding is considered. Instance binding is the process of binding operations of a given behavioural description to hardware components. These components are usually instances of library elements. Instance-binding is required if any of the following aspects are taken into account: Due to the above reasons and due to the recent advances in architectural synthesis, we believe that instance binding models will be studied in more detail in the future. We will show h o w execution times can be shortened for these.
In particular, we will study instance binding based on an integer programming IP model. IP-based models exhibit a number of interesting features, including a the existence of a formal basis for such models, b the ability of integrating the three main subtasks of behavioural synthesis and a number of extensions, and c the fact that the model of architectural synthesis isto a certain extent -decoupled from the algorithm implementing it. IP-based synthesis has in many cases been considered to be computationally expensive. However, we h a ve found that IP-based synthesis is a very good building block generating extremely e cient solutions in acceptable computation time. NP-completeness of integer programming is not a problem in our synthesis system OSCAR see Landwehr et al. 1994 based on integer programming. Runtimes remain in an acceptable range due to 1. using all speed-up techniques of the IP model that are possible, 2. considering only speci cation segments of a certain size and using the result for one segment as a starting point for the next segment, and 3. allowing the user to switch to a relaxed linear programming model.
Due to items 2 and 3, optimality can be lost. However, the advantages of an easy integration of advanced features such a s built-in chaining Marwedel et al. 1996 are kept, regardless of which optimization mode is used.
One key speed-up technique is the contribution described in this paper. In order to illustrate how w e h a ve been able to reduce running times, consider the following typical approach to instance binding based on decision variables x i;j;k . The variables are de ned as follows: x i;j;k = 1; if op. j is started on component instance k at c-step i 0; otherwise 1 A problem which is common to several integrated scheduling and assignment approaches Landwehr et al. 1994, Hafer and Parker 1983 is the fact that the number of instances of a certain component t ype is usually unknown before scheduling. Hence, for each component t ype m, a certain number of potentially required" instance indices fk m;1 ; k m;2 ; :::k m;um g must be used in the IP-model. In this context, u m denotes an upper bound on the number of instances of m. Upper bounds u m may be known for a variety of reasons. They may h a ve been de ned by the user, computed from the DFG, or computed from the costs of previously generated faster solutions. Now suppose that operation j = 5 represents an addition. For the sake of simplicity let us assume that an ASAP ALAP analysis has revealed that i = 2 will be the only feasible control step for j = 5. Also, let us assume that an upper bound of 3 has been computed for the number of adders and that instance names 6,7 and 9 have been reserved for these adders. Then, either x 2;5;6 ; x 2;5;7 or x 2;5;9 have to be 1 for the nal design see g. 2.
Let us now assume that our upper bound for the number of adders was Figure 2 Possible bindings for j = 5 not tight, and that only two adders are actually required. Then, common instance-binding models will allow three types of solutions: a solutions in which adders 6 and 7 are present, b solutions in which adders 6 and 9 are present, and c solutions in which adders 7 and 9 are present.
Obviously, i t w ould be su cient to consider only one type of solutions, because all the others will be equivalent in the sense de ned above.
Note that, in this case, we can reduce the complexity b y a factor of three by exploiting isomorphism. Larger savings can be obtained if there are more operations or component t ypes. For example, a large number of potentially required instance names has to be reserved if there are adders with di erent speeds. With these savings, we can avoid one reason due to which the solution space a rst sight seems to explode exponentially.
The reduction of complexity is not only possible for the model proposed by Gebotys. Actually, according to our knowledge, none of the publications on instance binding mentions techniques for taking advantage of isomorphism.
The remainder of this paper is organized as follows: Section 2 describes related work. Section 3 introduces the notation for our mathematical synthesis model. In section 4, we explain how isomorphism can be exploited in our model. Section 5 lists some practical results. The paper ends with a conclusion.
RELATED WORK
One of the early approaches to architectural synthesis is the IP-model of Hafer Hafer and Parker 1983 . The model does not use any kind of normal form for labeling components and hence implicitly analyses multiple solutions which are isomorphic.
Component labeling is also used in an approach based on simulated annealing Devadas and Newton 1989. In that approach, operations are rebound to various control steps and RT-components. Again, the model does not use any kind of normal form for labeling components and isomorphic solutions are analysed.
Just like in the case of Hafer's IP model, Gebotys' approach t o i n terconnect minimization Gebotys and Elmasry 1991 using integer programming does not take advantage of isomorphism.
Also, no information about normal forms for component labeling is available for an interconnect minimization method based on a 3D-representation of the binding model Stok 1990 .
Note that these systems have placed the very much needed emphasis on interconnect minimization. The proposed technique aims at providing speedups for exactly these types of systems.
Synthesis Model
5
The current paper demonstrates the key concept by using integer programming as an example. However, the same concept can also be used with other approaches for searching solution spaces.
SYNTHESIS MODEL

General De nitions of Terms
Synthesis de nes a mapping from behavioural descriptions to structural descriptions. This has frequently been described by arrows in the so-called Ychart Gajski and Kuhn 1983 describing the di erent domains in electronic design see g. 3. 
Figure 3 Naming conventions
We assume that the behaviour of the system under design is de ned by a data ow-graph DFG. The nodes of this graph denote operations such as additions and multiplications. More precisely, these nodes contain instances of operation types, such as +" or *". Let the nodes of the data ow graph be uniquely labeled with integers from the corresponding index set J = f1::j max g. W e will use j as a variable to denote such i n tegers. Furthermore, let used operation types be characterized by an index set G. Let function optype denote the operation type of DFG-nodes see g. 3.
Furthermore, we assume that the structure is described by a netlist contain- Most synthesis tools do not only generate structure. They also generate a binding between operations and control steps in which they are started.
The synthesis task can now be modelled as the problem of binding each operation j to a starting control step i and an executing resource k. I n t h e following, we will show h o w the complexity of this problem can be reduced by exploiting isomorphism. For the sake of simplicity, w e will use a normal form for labeling component instances.
EXPLOITING ISOMORPHISM
As a rst step, we require that the set of instance indices fk m;1 ; k m;2 ; :::k m;um g forms a contigous range of integers. This means that, without loss of optimality, w e restrict ourselves to functions type which are step functions. Moreover, we restrict ourselves to increasing A straightforward approach for using lower indices rst" could consist in increasing the costs of components by a v ery small amount. One could de ne, for example, the cost of the nth component o f t ype m as: cost instance`m + n = costtype m + n Where: 8m; n : n costtype m In contrast, we propose another method for using lower indices rst". In Marwedel et al. 1995 we show that the run-time of our approach is signiResults 7 cantly smaller than the straightforward approach. In our approach, we use additional constraints.
With additional constraints, it is quite easy to use lower indices rst". We just have to add the following constraints : 8m 8k 2 `m::r m , 1 : b k b k+1 7 Limitations: The current approach to using a kind of normal form for labeling components assures that, for each set of isomorphic netlists, only a single representative is considered. The concept of renaming-equivalent netlists can be extended into a more general concept of equivalence. For example, our approach does not catch e ects of equivalent" wiring.
RESULTS
Using our OSCAR system as an example, we h a ve analysed the actual speedup. In order to speed up synthesis, we used a cost function considering only the cost of functional units. Constraints included: precedence constraints, functional unit constaints, assignment constraints and the renaming constraints see Landwehr et al. 1994 for details.
For the elliptical wave lter benchmark and another example for computing determinants, the speed-ups were measured on a Sun SPARCstation-20 running at 60 MHz.
We considered three di erent IP-solvers: lp solve, version 2.0.1:
Program lp solve from the University of Eindhoven Berkelaar 1992 is able to solve mixed integer linear programs. We h a ve modi ed the original version 2.0 such that variables b k are considered rst.
Beta-release of osl solve, release 2:
The next solver which w e considered, is based on the commercial OPTIM-IZATION SUBROUTINE LIBRARY osl . F or this solver, we did not specify any sequence for considering variables.
lp solve, version 1.0:
This is an earlier version of lp solve. This version has not been modi ed to consider certain variables rst. Since the original version 2.0 of lp solve does not perform any better than version 1.0 if our examples are used as input, the slower execution speed of version 1.0 is essentially caused by the fact that it is does not necessarily consider variables b k rst. In this paper, we h a ve presented a technique for exploiting netlist isomorphism in architectural synthesis. With this technique, only one representative for each class of equivalent solutions is generated. The technique presented can be combined with a variety of synthesis models in order to reduce the run-time of architectural synthesis. Hence, the range of applications of IP-based synthesis is extended despite the fact that synthesis will still be NP-hard. Experimental results have shown that, for the examples we considered, additional constraints result in a larger runtime reduction than cost function modi cations. In the OSCAR system, the technique made synthesis of larger examples feasible.
We believe that the concept of netlist equivalence reaches well beyond the current approach. In particular, it is rather straightforward to apply the approach proposed in this paper to non-IP based synthesis systems. Also, the current technique has applications in mapping computations to processors in a m ulti-processor system. By restricting design systems to consider only the essential decisions, decisions which m a y actually a ect the result, a lot of computation time can be saved. This might be the right w ay to go in order to improve phase-coupling in di erent design systems.
Finally, w e w ould like t o m e n tion one recommendation for modeling. Our results clearly indicate that design constraints such as constraints for labeling components should be modeled as constraints and not as additional terms in the cost function. The latter of the two approaches results in increased runtimes. It looks like this seemingly obvious observation is frequently ignored.
